SPECIFICATION

SPEC. No. C-ULI-a D A T E : 2013 Sep.

То

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME	TDK PRODUCT NAME
	MULTILAYER CERAMIC CHIP CAPACITORS
	CLL Series / Commercial Grade
	Ultra Low Inductance
Disconstrum this encodification to TDK represe	

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE:	YEAR	MONTH	DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group

TDK-EPC Corporation Engineering Ceramic Capacitors Business Group

APPROVED	Person in charge	APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:


This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.

If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

2. CODE CONSTRUCTION

(1) Type

(Example)								
Catalog Number :	CLLC1A	<u>X7S</u>	<u>0G</u>	<u>105</u>	M	<u>050</u>	<u>A</u>	<u>C</u>
(Web)	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
Item Description :	CLLC1A	<u>X7S</u>	<u>0G</u>	<u>105</u>	M	<u>T</u>	XXXX	
	(1)	(2)	(3)	(4)	(5)	(9)	(10)	



Please refer to product list for the dimension of each product.

(2) Temperature Characteristics (Details are shown in table 1 No.6 at page 3)

(3) Rated Voltage	Symbol	Rated Voltage
	1A	DC 10 V
	0J	DC 6.3 V
	0G	DC 4V

(4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 105 → 1,000,000pF



(5) Capacitance tolerance

Symbol	Tolerance
М	± 20 %

- (6) Thickness code (Only Catalog Number)
- (7) Package code (Only Catalog Number)
- (8) Special code (Only Catalog Number)
- (9) Packaging (Only Item Description)

Symbol	Packaging	
В	Bulk	
Т	Taping	

(10) Internal code (Only Item Description)

3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

3.1 Standard combination of rated capacitance and tolerances

Temperature Characteristics	Capacitance tolerance	Rated capacitance
X6S X7R X7S	M (± 20 %)	E – 6 series

3.2 Capacitance Step in E series

E serie	s	Capacitance Step					
E- 6		1.0	1.5	2.2	3.3	4.7	6.8

4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature	
X6S	-55°C	105°C	25°C	
X7R X7S	-55°C	125°C	25°C	

5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH 6 months Max.

6. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



7. PERFORMANCE

			table 1					
No.	Item	Perfo	rmance		Test or inspection method			
1	External Appearance	No defects which performance.	n may affect		pect with r magnifica	nagnifying gla tions)	ass.	
2	Insulation Resistance	100MΩ·µF min.			asure 8 te	oltage for 60s rminal electro	s. odes at the same	
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.			ove DC vo is. arge / disc eed 50mA			
4	Capacitance	Within the specified tolerance at 1000hrs age (Per IEC-384-9).			Aeasuring requency kHz±10% asure 8 te	WV 10V 6.3V and under rminal electro	Measuring voltage 1.0±0.2Vrms. 0.5±0.2Vrms. odes at the same	
5	Dissipation Factor	Characteristics			See No.4 in this table for measuring			
		T.C.	D.F.	condition.				
		X6S X7R X7S	0.10 max.					
6	Temperature Characteristics of Capacitance	Capacitance Change (%) No DC voltage applied X7R : ±15 X6S X7S : ±22		ster ther ster Cap	os shown rmal equili o. oacitance value of ti p 3.	change shall ne reference	ng table after ined for each be calculated by temperature in	
					Step	Temperat		
					1	Reference per para		
					2	Min. operat per para		
					3	Reference per para	e temp.	
					4	Max. operat per para		



(continued)

No.	lte	em	Perfo	rmance	Test or inspection method
7	7 Robustness of Terminations		No sign of termination coming off, breakage of ceramic, or other abnormal signs.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1 and 2 and apply a pushing force of for $10\pm1s$.
8	Solderability	/	All terminations shall exhibit a continuous solder coating free from defects for a minimum of 75% of the surface area of any individual termination. Anomalies other than dewetting, non-wetting, and pin holes are not cause for rejection.		Completely soak both terminations in solder at 235±5°C for 2±0.5s. Solder : H63A (JIS Z 3282) Flux : Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.
9	Resistance to solder heat	External appearance Capacitance D.F.	No cracks are allowed and terminations shall be covered at least 60% with new solder.CharacteristicsChange from the value before testX6S X7R X7S± 7.5 %Meet the initial spec.		Completely soak both terminations in solder at 260±5°C for 5±1s. Preheating condition Temp. : 150±10°C Time : 1 to 2min. Flux : Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution. Solder : H63A (JIS Z 3282)
		Insulation Resistance	Meet the initial spec.		Leave the capacitors in ambient condition for 24±2h before measurement



(continued)

No.	lte	em	Performance			Test or inspection method		
10	Vibration	External appearance	No mechanical	damage.		Reflow solder the specimens on a P.C.Board shown in Appendix 1 and 2		
		Capacitance			before	testing.		
			Characteristics	Change from the value before test	Vibrate	e the specimens with	amplitude of	
			X6S X7R X7S	± 7.5 %		1.5mm p-p sweeping the frequencie from 10Hz to 55Hz and back to 10H		
		D.F.	Meet the initial s	spec.	Repea	t this cycle for 2h eac ndicular directions (6h		
11	Temperature cycle	External appearance	No mechanical	damage.	P.C.Bo	Solder the capacitor		
		Capacitance			before	testing.		
			Characteristics	Change from the value before test		e the specimens in the through 4 and repeat		
			X6S X7R X7S	± 7.5 %		consecutively. Leave the specimens in ambient		
					conditi	condition for the following time before measurement.		
		D.F.	Meet the initial spec.		measu			
		Insulation	Meet the initial spec.		Step	Temperature(°C)	Time (min.)	
		Resistance			1	Min. operating temp. per para.4. ± 3	30 ± 3	
		Voltage proof	No insulation breakdown or other damage.		2	Reference temp. per para.4.	2 - 5	
					3	Max. operating temp. per para.4. ± 2	30 ± 2	
					4	Reference temp. per para.4.	2 - 5	
12	Moisture Resistance	External appearance	No mechanical	damage.		Reflow Solder the capacitors on a P.C. Board shown in Appendix 1 and 2		
	(Steady	Capacitance			before	testing.		
	State)		Characteristics	Change from the value before test	Leave	Leave at temperature $40 \pm 2^{\circ}C$,		
			X6S X7R X7S	± 7.5 %		H for 500 +24,0h.	pient	
		D.F.	200% of initial s	pec. max.	conditi	Leave the specimens in ambient condition for 24 ± 2h before the measurement.		
		Insulation Resistance	10MΩ·μF min.					




(continued)

No.	lt	em	Perfo	rmance	Test or inspection method	
13	Moisture Resistance	External appearance	No mechanical damage.		Reflow Solder the capacitors on a P.C. Board shown in Appendix 1 and 2	
	X6S		Change from the value before test ± 12.5 %	 before testing. Apply the rated voltage at temperature 40±2°C, and 90 to 95%RH for 500+24,0h 		
			X7S	± 12.5 %	Charge/discharge current shall not _ exceed 50mA.	
		D.F.	200% of initial s	pec. max.	Leave the capacitors in ambient	
		Insulation Resistance	5MΩ·µF min.		condition for 48 ± 4h before measurement.	
					Voltage conditioning: Voltage treat the specimen under testing temperature and voltage for 1 hour. Use this measurement for initial value.	
14	Life	External appearance	No mechanical damage.		Reflow Solder the capacitors on a P.C.Board shown in Appendix 1 and 2	
		Capacitance	Characteristics X6S X7R X7S	Change from the value before test ± 15 %	before testing. Apply the rated voltage at maximum operating temperature ± 2°C for 1,000 +48,0h	
		D.F.	200% of initial s	pec. max.	 Charge/discharge current shall not exceed 50mA. 	
		Insulation Resistance	10MΩ·µF min.		Voltage conditioning: Voltage treat the capacitors under testing temperature and voltage for 1 hour. Leave the specimens in ambient condition for 48 ± 4h before measurement as initial value.	



Appendix 1 CLLC1A



(Unit: mm)

1. Material: Glass Epoxy (As per JIS C6484 GE4)


2. Thickness: 0.8mm

Copper (Thickness: 0.035mm)
Solder resist



Appendix 2 CLLE1A

PC Board



(Unit: mm)

- 1. Material: Glass Epoxy (As per JIS C6484 GE4)
- 2. Thickness: 1.6mm

Solder


Copper (Thickness: 0.035mm)





Appendix 3 CLLG1A

PC Board




1. MATERIAL: GLASS EPOXY (AS PER JIS C6484 GE4)

2. THICKNESS: 1.6MM


COPPER (THICKNESS: 0.035MM)



8. INSIDE STRUCTURE AND MATERIAL








4

No.	NAME	MATERIAL	
1	Dielectric	BaTiO₃	
2	Electrode	Ni	
3		Cu	
4	Termination	Ni	
5		Sn	

9. EQUIVALENT CIRCUIT



+ 1) 3) 5) 7) - 2) 4) 6) 8)

8 terminals are connected and measured at the same time.



10. Caution

No.	Process	Condition
1	Operating Condition (Storage, Transportation)	 1-1. Storage The capacitors must be stored in an ambient temperature of 5 ~ 40°C with a relative humidity of 20~70%RH. The products should be used within 6 months upon receipt The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur. Avoid storing in sun light and falling of dew. Do not use capacitors reliability. Capacitors should be tested for the solderability when they are stored for long time. Handling in transportation
2	Circuit design	2-1 Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature. 1) Do not use capacitor above the maximum allowable operating temperature. 2) Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitor will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitor including the self heating to be below the maximum allowable operating temperature. Temperature rise shall be below 20°C) 3) The electrical characteristics of the capacitors will vary depending on the temperature into consideration. 2-2 Operating voltage 1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V _{0-P} must be below the rated voltage. (1) and (2) AC or pulse with overshooting, V _{P-P} must be below the rated voltage. (1) and (2) When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use a capacitor within rated voltage (3) AC voltage
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $






No.	Process		Conditic	n			
2	Circuit design	 Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced. 					
		3) The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration.					
		2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.					
3	Designing P.C. board	 The amount of solder at the terminations has a direct effect on the reliability of the capacitors. 1) The greater the amount of solder, the higher the stress on the chip capacitor, and the more likely that it will break. When designing a P.C. board, determine 					
		the shape and size of the terminations.					
		 Avoid using common so solder land for each terr 		Iltiple terminatior	ns and provide individual		
		3) Size and recommended	l land dimensior	IS.			
		B → A					
					-		
		Recommended Land Dimensions (mm)					
		Туре	CLLC1A	CLLE1A	CLLG1A		
		Symbol A	(CC0603) 0.25	(CC0805) 0.30	(CC1206) 0.44		
		B	0.40	0.30 - 0.60	0.88		
		С	1.20	1.30 - 1.80	2.30		
		D	0.40	0.50 - 0.80	0.54		
		P	0.40	0.50	0.80		



No.	Process	Condition				
3	Designing P.C. board	4) Recommende	ed chip capacitor layout is as follo	wing.		
			Disadvantage against bending stress	Advantage against bending stress		
			Perforation or slit	Perforation or slit		
		Mounting face		(Line water and a second		
			Break P.C. board with mounted side up.	Break P.C. board with mounted side down.		
			Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit		
		Chip arrangement (Direction)	Perforation or slit	Perforation or slit		
			Closer to slit is higher stress	Away from slit is less stress		
		Distance from slit	$\begin{pmatrix} \ell_1 \\ \vdots \\ \vdots \\ \vdots \\ \vdots \\ (\ell_1 < \ell_2) \end{pmatrix}$	ℓ_2		







No.	Process	Condition				
5	Soldering	 5-1. Flux selection Although highly-activated flux gives better solderability, substances which Ir activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following. 1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% c Strong flux is not recommended. 2) Excessive flux must be avoided. Please provide proper amount of flux. 3) When water-soluble flux is used, enough washing is necessary. 				
		5-2. Recommended soldering profile by various methods Reflow soldering Preheating Preheating Preheating O O O O O O O O				
		Manual soldering				
		(Solder iron) 300 Q Q Q Q Q Q Q Q Q Q Q Q Q				
		5-3. Recommended soldering peak temp and peak temp duration				
		Temp./Duration Solder Peak temp Duration				
		Pb-Sn Solder 230°C max. 20 sec. max.				
		Lead Free Solder 260°C max. 10 sec. max.				
		Recommended solder compositions Sn-37Pb (Pb-Sn solder) Sn-3.0Ag-0.5Cu (Lead Free Solder)				



No.	Process		Conditi	on						
5	Soldering	5-4. Avoiding thermal sho	ck							
		1) Preheating condition								
		Solderir	ng Ter	mp. (°C)						
		Reflow sold	dering Δ	「≤ 150						
		Manual solo	dering Δ	「≤ 150						
		2) Cooling condition								
		, .		•	ipped into a solvent fo 100°C.					
		5-5. Amount of solder								
		Excessive solder will temperature changes	s and it may result in	chip cracking. In s						
		5-6. Amount of solder	detach the capacitors from the P.C. board.							
		5-6. Amount of solder Excessive solder will induce higher tensile force in chip capacitor								
		temperature changes	•	• •						
		detach the capacitor	-							
		Excessive solder	A A A A A A A A A A A A A A A A A A A	-	tensile force in chip or to cause crack					
		Adequate		Maximum amount Minimum amount						
		Insufficient solder	and the	contact	bustness may cause failure or chip or comes off the ard.					
		5-7. Solder repair by solde	ariron							
		1) Selection of the solder								
		Tip temperature of so land size. Higher the tip temp. before sold following recommend condition in 5-4 to av	older iron varies by it tip temperature, qui ering and keep the p ded condition. (Pleas	ck the operation. P beak temp and time se preheat the chip	lease make sure the in accordance with					
		Recommended s	solder iron condition	(Pb-Sn Solder and	Lead Free Solder)					
		Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)					
		300 max.	3 max.	20 max.	Ø 3.0 max.					
		 Direct contact of the s cause crack. Do not to iron. 	-							



No.	Process	Condition
5	Soldering	5-8. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.
		5-9. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex A (Informative) Recommendations to prevent the tombstone phenomenon)
6	Cleaning	 If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitor surface to deteriorate especially the insulation resistance. If cleaning condition is not suitable, it may damage the chip capacitor. Insufficient washing Lead wire and terminal electrodes may corrode by Halogen in the flux. Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance. Water soluble flux has higher tendency to have above mentioned problems (1) and (2). Excessive washing Excessive washing may damage the coating material of coated capacitor and deteriorate it.
		 (2) When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition. Power: 20W/lmax. Frequency: 40kHz max. Washing time: 5 minutes max. 2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.
7	Coating and molding of the P.C. board	 When the P.C. board is coated, please verify the quality influence on the product. Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor. Please verify the curing temperature.
8	Handling after chip mounted	 Please pay attention not to bend or distort the P.C. board after soldering in handling otherwise the chip capacitor may crack. Bend Twist





No.	Process		Condition			
		2) When functional check of the P.C. board is performed, check pin pressure tends to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C. Board, it may crack the chip capacitor or peel the terminations off. Please adjust the check pins not to bend the P.C. Board.				
		Item	Not recommended	Recommended		
		Board bending	Termination	Support pin		
9	Handling of loose chip capacitor	Especially, please han 2) Piling the P	dle with care.	ack		



No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.
12	Others	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
		 (1) Aerospace/Aviation equipment (2) Transportation equipment (cars, electric trains, ships, etc.) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.



11. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

1) Inspection No.
 2) TDK P/N
 3) Customer's P/N
 4) Quantity

*Composition of Inspection No.

Example $\underline{M} \underline{2} \underline{A} - \underline{OO} - \underline{OOO}$ (a) (b) (c) (d) (e)

a) Line code

- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

12. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.




13. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of plastic tape shall be according to Appendix 3.


1-2. Trailer and leader of carrier tape



1-3. Dimensions of taping reel

Dimensions of 178mm diameter reel shall be according to Appendix 4. Dimensions of 330mm diameter reel shall be according to Appendix 5.

1-4. Structure of taping



2. CHIP QUANTITY

Tupo	Taping	Chip quantity (pcs.)	
Туре	Material	Ø178mm reel	Ø330mm reel
CLLC1A (CC0603)	Plastic	4,000	10,000
CLLE1A (CC0805)	Plastic	4,000	10,000
CLLG1A (CC0805)	Plastic	4,000	10,000






3. PERFORMANCE SPECIFICATIONS

3-1. Peel back strength (top cover tape)

0.05-0.7N. (See the following figure.)




- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The number of components missing shall be less than 0.1%
- 3-4. Components shall not stick to top cover tape.
- 3-5. The top cover tape shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.



Appendix 3

Plastic tape




(Unit:	mm)
--------	-----

Symbol Type	А	В	С	D	E	F
CLLC1A	1.1 ± 0.2	1.9 ± 0.2				
CLLE1A	1.5 ± 0.2	2.3 ± 0.2	8.0 ± 0.3	3.5 ± 0.05	1.75 ± 0.1	4.0 ± 0.1
CLLG1A	1.9 ± 0.2	3.5 ± 0.2				
Symbol Type	G	Н	J	К	t	Q
CLLC1A						
CLLE1A	2.0 ± 0.05	4.0 ± 0.1	Ø1.5 ^{+ 0.1}	2.5 max.	0.3 max.	Ø0.5 min.
CLLG1A						








(Unit: mm)

Symbol	А	В	С	D	E	W1
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3

Symbol	W2	r
Dimension	13.0 ± 1.4	1.0

Appendix 5

Reel material: Polystyrene



Symbol	А	В	С	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				



